

## COURSE OUTLINE

### (1) GENERAL

<b>SCHOOL</b>	ENGINEERING		
<b>ACADEMIC UNIT</b>	ELECTRICAL AND COMPUTER ENGINEERING DEPT.		
<b>LEVEL OF STUDIES</b>	Undergraduate		
<b>COURSE CODE</b>	<b>ECE_ELE830</b>	<b>SEMESTER</b>	<b>8</b>
<b>COURSE TITLE</b>	Hardware Description Languages (HDL)		
<b>INDEPENDENT TEACHING ACTIVITIES</b> <i>if credits are awarded for separate components of the course, e.g. lectures, laboratory exercises, etc. If the credits are awarded for the whole of the course, give the weekly teaching hours and the total credits</i>	<b>WEEKLY TEACHING HOURS</b>	<b>CREDITS</b>	
Lectures	2		
Seminars / Practice exercises	1		
Laboratory	1		
<i>Add rows if necessary. The organisation of teaching and the teaching methods used are described in detail at (4).</i>	4	5	
<b>COURSE TYPE</b> <i>general background, special background, specialised, general knowledge, skills development</i>	Specialised		
<b>PREREQUISITE COURSES:</b>	No. Students are advised to have already attended the courses: <ul style="list-style-type: none"> <li>• Digital Logic (ECE_K140)</li> <li>• Digital Circuit and Systems (ECE_K450)</li> </ul>		
<b>LANGUAGE OF INSTRUCTION and EXAMINATIONS:</b>	Greek		
<b>IS THE COURSE OFFERED TO ERASMUS STUDENTS</b>	Yes.		
<b>COURSE WEBSITE (URL)</b>	<a href="https://www.ece.uop.gr/">https://www.ece.uop.gr/</a>		

### (2) LEARNING OUTCOMES

<p><b>Learning outcomes</b></p> <p><i>The course learning outcomes, specific knowledge, skills and competences of an appropriate level, which the students will acquire with the successful completion of the course are described.</i></p> <p><i>Consult Appendix A</i></p> <ul style="list-style-type: none"> <li>• <i>Description of the level of learning outcomes for each qualifications cycle, according to the Qualifications Framework of the European Higher Education Area</i></li> <li>• <i>Descriptors for Levels 6, 7 &amp; 8 of the European Qualifications Framework for Lifelong Learning and Appendix B</i></li> <li>• <i>Guidelines for writing Learning Outcomes</i></li> </ul>
<p>In this course, the Hardware Description Language named VHDL is taught. Initially, the model levels of a digital circuit in VHDL and the basic blocks in VHDL such as Entity, Architecture, Process, Data Types, Operators, Packages and Libraries, Procedures and Functions, Properties are given in details. Then, the description for sequential, combinatorial circuits as well as the structural description type are given. Also, the workflow of implementation of digital circuit is given. In addition, the concepts about compilation, simulation and hierarchical design are described. The basics about parameterized VHDL code are given. Finally, some notes about code for logic synthesis, circuits for signal processing as well as mixed VHDL codes are given.</p>

### Learning outcomes

Upon successful completion of the course, students will be able to:

- Knows the parts of the VHDL code
- Uses VHDL building blocks
- Simulate circuits designed with VHDL
- Writes code for combinational circuits
- Writes code for sequential circuits
- Implements complex digital systems with VHDL
- Combines VHDL code types

### **General Competences**

*Taking into consideration the general competences that the degree-holder must acquire (as these appear in the Diploma Supplement and appear below), at which of the following does the course aim?*

*Search for, analysis and synthesis of data and information, with the use of the necessary technology*

*Adapting to new situations*

*Decision-making*

*Working independently*

*Team work*

*Working in an international environment*

*Working in an interdisciplinary environment*

*Production of new research ideas*

*Project planning and management*

*Respect for difference and multiculturalism*

*Respect for the natural environment*

*Showing social, professional and ethical responsibility and sensitivity to gender issues*

*Criticism and self-criticism*

*Production of free, creative and inductive thinking*

*.....*

*Others...*

*.....*

- Search for, analysis and synthesis of data and information, with the use of the necessary technology
- Working independently
- Team Work
- Working in an international environment
- Production of new research ideas.
- Project planning and management
- Production of free, creative and inductive thinking

## **(3) SYLLABUS**

### **Lectures:**

1st: Introduction

Design Flow

EDA Tools 4

Translation of VHDL Code into a Circuit

2nd: Code Structure,

Fundamental VHDL Units

LIBRARY Declarations

ENTITY

ARCHITECTURE

Introductory Examples

3rd: Signals and Variables

Constants

Signals

Variables

Signal vs Variable

4th: Data Types and Operators

Pre-Defined Data Types

User-Defined Data Types

Arrays

Data Conversion

Operators

Properties

Examples

5th: Concurrent Code

Concurrent versus Sequential

Using Operators

WHEN (Simple and Selected)

GENERATE

Examples

6th: Sequential Code

PROCESS

IF

WAIT

CASE

LOOP

CASE versus IF

CASE versus WHEN

Clocking

Using Sequential Code to Design Combinational Circuits

7th: Circuit Designs' Examples

Sequential circuits' examples

Combinatorial circuits' examples

8th: Components and Packages

COMPONENT

PORT MAP

GENERIC MAP

Packages

9th: Finite State Machines (FSMs)

Design Style #1

Design Style #2 (Stored Output)

Alternatives design code for FSMs

10th: VHDL code for memories

VHDL code for RAMs

VHDL code for ROMs

11th: Code for synthesis and simulation

Test vectors

Code for testbenches

Combined VHDL codes' types

Code for synthesis

12th: Functions and Procedures

Function

Function Location

Procedure

Procedure Location

Function vs Procedure

13th: Additional System Designs

VHDL code examples for signal processing circuits, arithmetic circuits, shifters, data converters, etc.

**Laboratories**

The laboratory part of the course includes practical exercises that aim at the application and consolidation of the knowledge of the theory and concern:

1st: Adders (1-bit adder, addition with operator)

2nd: Parallel adder with structural description code

3rd: Counters

4th: Finite State Machines

5th: RAM and ROM memories

6th: Circuit and VHDL code of a simple arithmetic and logical unit

Attendance of laboratory exercises is mandatory.

**(4) TEACHING and LEARNING METHODS - EVALUATION**

<p><b>DELIVERY</b> <i>Face-to-face, Distance learning, etc.</i></p>	<p>Face to face in class and in the laboratory. Distance learning support via e-Class system</p>																			
<p><b>USE OF INFORMATION AND COMMUNICATIONS TECHNOLOGY</b> <i>Use of ICT in teaching, laboratory education, communication with students</i></p>	<ul style="list-style-type: none"> <li>• Slides (ppt) for teaching the theoretical part, which have been posted since the beginning of the semester in the e-Class.</li> <li>• Laboratory guides for the laboratory part (one for each laboratory exercise), which have been posted on the e-Class since the beginning of the semester.</li> <li>• Support of learning process through the e-Class platform (for notification of the course operating regulations, for distribution of slides, supplementary material, announcements, links and bibliography, for the conduct of the intermediate and final examination of the laboratory part, etc.).</li> <li>• Specialized software e.g VIVADO for the laboratory part freely available to each student.</li> </ul>																			
<p><b>TEACHING METHODS</b> <i>The manner and methods of teaching are described in detail.</i></p> <p><i>Lectures, seminars, laboratory practice, fieldwork, study and analysis of bibliography, tutorials, placements, clinical practice, art workshop, interactive teaching, educational visits, project, essay writing, artistic creativity, etc.</i></p> <p><i>The student's study hours for each learning activity are given as well as the hours of non-directed study according to the principles of the ECTS</i></p>	<table border="1"> <thead> <tr> <th data-bbox="646 1503 1141 1570"><b>Activity</b></th> <th data-bbox="1141 1503 1310 1570"><b>Semester workload</b></th> </tr> </thead> <tbody> <tr> <td data-bbox="646 1570 1141 1603">Lectures</td> <td data-bbox="1141 1570 1310 1603">26 (=13×2)</td> </tr> <tr> <td data-bbox="646 1603 1141 1637">Seminars</td> <td data-bbox="1141 1603 1310 1637">13 (=13×1)</td> </tr> <tr> <td data-bbox="646 1637 1141 1671">Laboratory Exercises (in Lab)</td> <td data-bbox="1141 1637 1310 1671">12 (=6×2)</td> </tr> <tr> <td data-bbox="646 1671 1141 1704">Preparing Laboratory Exercises</td> <td data-bbox="1141 1671 1310 1704">26 hours</td> </tr> <tr> <td data-bbox="646 1704 1141 1738">Lecture &amp; bibliography study (at home)</td> <td data-bbox="1141 1704 1310 1738">48 hours</td> </tr> <tr> <td data-bbox="646 1738 1141 1771"></td> <td data-bbox="1141 1738 1310 1771"></td> </tr> <tr> <td data-bbox="646 1771 1141 1805"></td> <td data-bbox="1141 1771 1310 1805"></td> </tr> <tr> <td data-bbox="646 1805 1141 1872"><b>Course Total</b></td> <td data-bbox="1141 1805 1310 1872"><b>125 hours (5 ECTS)</b></td> </tr> </tbody> </table>		<b>Activity</b>	<b>Semester workload</b>	Lectures	26 (=13×2)	Seminars	13 (=13×1)	Laboratory Exercises (in Lab)	12 (=6×2)	Preparing Laboratory Exercises	26 hours	Lecture & bibliography study (at home)	48 hours					<b>Course Total</b>	<b>125 hours (5 ECTS)</b>
<b>Activity</b>	<b>Semester workload</b>																			
Lectures	26 (=13×2)																			
Seminars	13 (=13×1)																			
Laboratory Exercises (in Lab)	12 (=6×2)																			
Preparing Laboratory Exercises	26 hours																			
Lecture & bibliography study (at home)	48 hours																			
<b>Course Total</b>	<b>125 hours (5 ECTS)</b>																			
<p><b>STUDENT PERFORMANCE EVALUATION</b></p>	<p>A. Assessment of Theoretical Part:</p>																			

<p><i>Description of the evaluation procedure</i></p> <p><i>Language of evaluation, methods of evaluation, summative or conclusive, multiple choice questionnaires, short-answer questions, open-ended questions, problem solving, written work, essay/report, oral examination, public presentation, laboratory work, clinical examination of patient, art interpretation, other</i></p> <p><i>Specifically-defined evaluation criteria are given, and if and where they are accessible to students.</i></p>	<ul style="list-style-type: none"> <li>• Intermediate exam (30%), which includes solving exercises and multiple-choice questions with graded difficulty.</li> <li>• Written final exam (70%), that includes solving exercises, multiple choice questions and comparative evaluation of theory elements, graded difficulty.</li> </ul> <p>B. Evaluation of Laboratory Part:</p> <ul style="list-style-type: none"> <li>• Oral examination during laboratory exercises (40%)</li> <li>• Written final exam (60%) which includes solving exercises.</li> </ul> <p><u>Remarks:</u></p> <ul style="list-style-type: none"> <li>• The final grade results from the weighting of the theory and laboratory grades with weights of 60% and 40%, respectively.</li> <li>• The evaluation is done in the Greek language</li> <li>• The evaluation process and evaluation criteria are published on the course's website in the e-Class.</li> </ul>
---	--

## (5) ATTACHED BIBLIOGRAPHY

<p><i>- Suggested bibliography:</i></p> <p>In Greek</p> <ol style="list-style-type: none"> <li>1) Volnei A. Pedroni, "Circuit Design with VHDL", Kleidarithmos, 2008.</li> <li>2) Peter J Ashenden, "Digital Design: An Embedded Systems Approach Using VHDL", New Technologies Publisher, 2010.</li> <li>3) Volnei A. Pedroni, "Circuit Design and Simulation with VHDL", 2<sup>nd</sup> Edition, MIT Press, 2010.</li> <li>4) David Harris and Sarah Harris, "Digital Design and Computer Architecture", 2nd Edition, Morgan Kaufmann, 2012.</li> </ol>
---